Answers for "declare a signal in vhdl"

0

declare a signal in vhdl

signal signal_name : type;
//OR
signal signal_name : type := initial_value;
Posted by: Guest on April-02-2021

Browse Popular Code Answers by Language